

HOT 20 C H I P S

ADVANCE PROGRAM

HOT CHIPS 20

A Symposium on High-Performance Chips
August 24-26, 2008, Memorial Auditorium,
Stanford University, Palo Alto, California

HOT CHIPS brings together designers and architects of high-performance chips, software, and systems. Presentations focus on up-to-the-minute real developments. This symposium is the primary forum for engineers and researchers to highlight their leading-edge designs. Three full days of tutorials and technical sessions will keep you on top of the industry.

Sunday August 24	Morning Tutorial Chuck Moore Craig Hampel	High Bandwidth Memory Technology & Systems Implications AMD Rambus (others TBA)	Organizing Committee Chair Don Draper Rambus Vice Chair Keith Diefendorff Apple Finance Lily Jow HP
	Afternoon Tutorial Ian Buck, Michael Garland, Patrick Legresley, Massimiliano Fatica Wen-mei Hwu	Scalable Parallel Programming with CUDA NVIDIA Univ. of Illinois	Publicity Kevin Krewell NVIDIA Gail Sachs Telairity Advertising Allen Baum Intel Sponsorship Amr Zaky Broadcom Publications Gordon Garb Sun Randall Neff Registration Michael Sobelman Rambus Local Arrangements Lance Hammond Apple John Sell Microsoft Volunteers Charlie Neuhauser Webmaster Alexis Cordova CTO Yusuf Abdulghani Spansion
Monday August 25	Multi-Core Technologies <ul style="list-style-type: none"> • MicroNetwork-Based Coherency: Extending Coherency over Standard Networks • The Roofline Model: A tool for Auto-tuning Kernels on Multicore Architectures • Power-Performance Comparison of POWER5 & POWER6 Microprocessors Keynote 1 Sebastian Thrun <ul style="list-style-type: none"> • <i>Cars that drive themselves</i> Video & Media <ul style="list-style-type: none"> • SpursEngine - Cell Derivative High-Perf Stream Proc. for Media Acceleration • A 167-processor Array for Efficient DSP & Embedded Apps Processing • PN5100 System Arch & Apps: A High-Perf. Full HD 120Hz Engine • AMD mediaDSP: A Programmable Multicore Video Processor Platform Mobile Media Processing <ul style="list-style-type: none"> • A 300-mW Single-Chip NTSC/PAL Television for Mobile Applications • Voice Processor Based on Human Hearing System • NVIDIA APX2500: Enabling Stunning Handheld Graphics & HD Video Supercomputing <ul style="list-style-type: none"> • PowerXCell 8i: A Cell Broadband Engine Architecture for Supercomputing • A Specialized ASIC for Molecular Dynamics Panel Ready, Fire, Aim - 20 years of hits & misses at Hot Chips Nathan Brookwood John R. Mashey David Patterson Dave Ditzel Howard Sachs Michael Slater	3Leaf Sys. UC Berkeley IBM Stanford Toshiba UC Davis NXP Semi. AMD Telegent Audience NVIDIA IBM D.E. Shaw Nick Tredennick	Steering Committee Don Alpert Camelback Arch. Allen Baum Intel Pradeep Dubey Intel Lily Jow HP John Mashey Techviser Howard Sachs Telairity Alan Jay Smith UC Berkeley
	FPGAs <ul style="list-style-type: none"> • Virtex-5 FXT, a New Field-Programmable Gate Array Platform • MAXware: acceleration in HPC • New 40nm High Performance FPGA and ASIC Common Platform PC Chips <ul style="list-style-type: none"> • AMD 780G, an x86 Chipset with Advanced Integrated GPU • Micro-architecture of Godson-3 Multi-Core Processor • Inside Intel's Next Generation Nehalem Microarchitecture Keynote2 Richard Swanson <ul style="list-style-type: none"> • <i>SunPower's History and Technology</i> Networking <ul style="list-style-type: none"> • Low Cost 200Mbps Broadband Powerline Communications ChipSet • The QFP Packet Processing Chip Set Visual Computing <ul style="list-style-type: none"> • NVIDIA G100: TeraFLOPS Visual Computing • Larrabee: A Many-Core x86 Architecture for Visual Computing Server Chips <ul style="list-style-type: none"> • Tukwila: A Quad-Core Intel(R) Itanium(R) Processor • SPARC64VII: Fujitsu's Next Generation Quad-Core Processor • Rock: A 3rd Gen 65nm, 16-Core, 32+32 Scout Threads CMT SPARC Proc. 	Xilinx Maxeler Altera AMD Chinese Academy of Sciences Intel SunPower DS2 Cisco NVIDIA Intel Intel Fujitsu Sun	Program Committee Program Co-Chairs Christos Kozyrakis Stanford U Jan-Willem van de Waardt NXP Semi Program Committee Krste Asanovic UC Berkeley Forest Baskett NEA Pradeep Dubey Intel Will Eatherton Cisco Matt Farrrens UC Davis Chuck Moore AMD John Nickolls NVIDIA Jose Renau UC Santa Cruz Mitsuo Saito Toshiba John Sell Microsoft Alan Jay Smith UC Berkeley Marc Tremblay Sun Ralph Wittig Xilinx Founder Bob Stewart SRE
Tuesday August 26	Please visit us on the web: http://www.hotchips.org		or drop us a line via Email: info2008@hotchips.org



This is a preliminary program; changes may occur. For the most up-to-the-minute details on presentations and schedules, and for registration information, please visit our web site where you can also check out HOT Interconnects (another HOT Symposium being held following HOT CHIPS):



IEEE

A Symposium of the Technical Committee on Microprocessors and Microcomputers
of the IEEE Computer Society and the Solid State Circuits Society