






Energy-Efficient AES Ciphers on a Fine-Grained Many-Core System

Bin Liu and Bevan M. Baas

Department of Electrical and Computer Engineering, University of California, Davis, CA 95616




1. Advanced Encryption Standard




4. Proposed AES Implementations (2)


5. Parallel-MixColumns (15 cores)




6. Parallel-SubBytes-MixColumns (18 cores)



7. Full-parallelism (137 cores)



8. No-merge-parallelism (59 cores)




- Explore as much parallelism as possible without introducing any communication-dedicated cores

5. Summary of Proposed AES Ciphers

Imp.	1/Thruput. (cycles/byte)	Online Key Expansion		Offline Key Expansion	
		Core #	Normalized Thruput. / Core	Core #	Normalized Thruput. / Core
Small	167.375	8	1.53	6	2.04
OTOP	223.875	9	1.01	7	1.30
P-Mix	136.250	15	1	12	1.25
P-Sub-Mix	84.375	18	1.35	15	1.61
L-Three	68.625	23	1.29	15	1.99
L-Nine	16.625	50	2.46	30	4.10
No-merge	9.500	59	3.65	39	5.52
Full	4.375	137	3.41	107	4.37


- Maximum throughput of Full-parallelism implementation is 2.2 Gbps when processor runs at 1.2GHz.
- AES ciphers with offline key expansion save 29% cores compared with online ones.

6. Power Optimization



- Frequency scaling could reduce the power consumption as much as 16%, with an average 11% power saving.
- Frequency and voltage scaling could reduce the power up to 32% with an average of 22% power saving.

7. Comparison with Related Work



- Compared with general purpose processors
 - AsAP has 3.5-15.6x higher throughput per area
 - AsAP has 9.8-21.7x higher energy efficiency
- Compared with TI C6201 DSP
 - AsAP has 2.0x higher throughput
- Compared with GeForce 8800 GTX
 - AsAP has 3.3x higher throughput per area
 - AsAP has 3.4x higher energy efficiency

8. Short Bio and Technology Transfer



Bin Liu received the B.S. degree in information engineering from Shanghai Jiao Tong University, Shanghai, China, in 2007, and the M.S. degree in electrical and computer engineering from the University of California, Davis, in 2010, where he is currently pursuing the Ph.D. degree.

His research interests include high-performance many-core processor architecture, dynamic voltage and frequency scaling algorithm and circuits, and parallel encryption engines.

He received the Best Paper nomination at Asilomar 2011.

- "Parallel AES Encryption Engines for Many-Core Processor Arrays", to appear in the *IEEE Trans. Computers*.
- "A High-Performance Area-Efficient AES Cipher on a Many-Core Platform", ACSSC, 2011. ([Nominated for Best Student Paper](#))
- "Computing Enterprise Workloads with Many-Core Arrays and Special-Purpose Processors", 2011.
- "Preliminary Results of Study on Specialized Configurable Accelerators", 2010.