Display Stream Compression Decoders for Fine-Grained Many-Core Processor Arrays

Shifu Wu, Student Member, IEEE, and Bevan M. Baas, Senior Member, IEEE

Abstract—This brief presents two software Display Stream Compression (DSC) video decoder designs for many-core processor arrays. The first design exploits fine-grained task-level parallelism and is able to decode pictures configured into one column of slices; it is implemented with 88 processors and 2 shared memory modules. The second design facilitates higher performance by leveraging scalable slice-level parallelism and is tailored for pictures configured into multiple columns of slices; one implementation of this design is mapped to 359 processors and 6 shared memory modules. At 1.75 GHz and 1.1 V, the proposed decoders achieve 1080p video sequences in 4:2:0, 4:2:2, and 4:4:4 pixel formats—achieving up to 94.7 frames per second (fps), 95.6 fps, and 47.9 fps, while dissipating 23.9 nJ, 26.7 nJ, and 47.2 nJ per pixel, respectively. Our designs achieve up to 159× higher throughput and 841× lower energy per pixel than a DSC decoder implemented on one core of an Intel i7-7700HQ processor.

Index Terms—Display stream compression (DSC), many-core, real-time, software, video decoder, visually lossless.

I. INTRODUCTION

WITH the increasing use of high screen resolutions, high frame rates, and greater dynamic range in video applications, transmitting uncompressed pixel data over display links requires significant data traffic. For example, 120 Gbps is needed for 8K ultra-high-definition (UHD) videos with 10 bits per component (bpc) at 120 frames per second (fps). However, the bandwidth of the physical layer is not keeping pace. To address the disparity, a widely accepted solution is to reduce the required data rate by transmitting compressed video data.

The Display Stream Compression (DSC) standard [1], [2], which was developed by Video Electronics Standards Association (VESA), offers low-cost, low-latency, and visually lossless [3] video compression over display links. DSC performs intra-picture coding at a programmable bit rate of 8 bits per pixel (bpp) or higher, resulting in up to 3× compression for pictures of 8 bpc. It requires only one picture line storage and a small rate buffer; no off-chip memory is needed.

Although H.264/AVC [4] and High Efficiency Video Coding (HEVC) [5] can achieve higher coding efficiency [6] than DSC, their computation complexity [7], [8], implementation costs, and latency are higher. In addition, DSC supports more color bit depths, including 8, 10, 12, 14, and 16 bpc. Moreover, H.264/AVC Intra-only cannot achieve visually lossless quality for all types of content at 8 bpp with low hardware complexity for real-time high-throughput implementations [2]. The HEVC screen content coding extension (HEVC-SCC) [9] enhances screen coding capabilities of HEVC but has high complexity. Comparison of DSC and HEVC-SCC is published in [10]. Application-specific integrated circuit (ASIC) video decoders achieve the best performance and energy efficiency, but are neither flexible nor scalable, whereas software decoders allow for full flexibility and scalability. Software video decoders implemented on single-core or multicore processors mostly utilize coarse-grained parallelism, such as at the thread level, whereas many-core computation platforms enable fine-grained task-level parallelism that leads to significant improvements over coarse-grained parallelism on performance and energy efficiency. There has been significant research on software design of H.264/AVC and HEVC decoders [8], [11], [12]. In terms of DSC, multiple hardware codecs have been published [13]–[15]; however, no software DSC decoder designs have yet been reported.

We present two software DSC decoders for programmable many-core processor arrays. By exploiting fine-grained task-level parallelism within the DSC decoding algorithm, the decoder is partitioned into small tasks, each of which is mapped to one small processor. Moreover, slice-level parallelism is applied to achieve higher decoding performance.

The remainder of this brief is organized as follows. Section II overviews the DSC decoding process and the targeted many-core processor arrays. Section III presents a slice decoder design. Section IV discusses a parallel slice decoder. Section V presents and analyzes the results. Finally, Section VI concludes the brief.

II. BACKGROUND

A. Display Stream Compression (DSC) Decoding Process

DSC supports stream pictures in RGB, YCbCr 4:4:4, YCbCr 4:2:2, and YCbCr 4:2:0 formats. In 4:2:0 and 4:2:2 formats, every two consecutive pixels are packed as a container pixel, resulting in approximately twice the throughput. A pixel contains four components in 4:2:2 format and three components in other formats. Three adjacent pixels are defined as a group. DSC
DSC decoders decompress a compliant bitstream into pixels which are output in raster-scan order. Fig. 1 illustrates the decoding process. The bitstream enters the rate buffer (RB), which packs bits into fixed-length packets, called mux words. The substream demultiplexer requests mux words from the rate buffer and splits them into three or four substreams, which are processed independently.

### A. Rate Buffer and Substream Demultiplexer

Fig. 2 depicts the dataflow of the rate buffer, substream demultiplexer, and entropy decoder. Four parallel funnel shifters buffer the substreams. In every group, the demultiplexer receives requests from each funnel shifter indicating a mux word is needed. Then it requests mux words from the rate buffer and sends them to the funnel shifters. The time that funnel shifters spend waiting for mux words is minimized by reading mux words from the rate buffer beforehand. Thus, mux words can be sent back to funnel shifters right after the demultiplexer receives requests. The funnel shifter is updated with the newly received mux word. Then, it sends bits to the entropy decoder, which returns the actual number of bits used. The funnel shifter is updated again by removing the decoded bits. The latency of this path is optimized by sending bits to the entropy decoder right after enough bits have been updated. While waiting for data from the entropy decoder, the funnel shifter keeps updating the remaining bits in its buffer. As such, some latency in this path is hidden.

### B. Entropy Decoder

As Fig. 2 shows, substreams are decoded in parallel with different entropy decoders. An entropy decoder consists of three serial tasks: residual size prediction; prefix decode; ICH index decode in ICH-mode, or quantized residual decode and size calculation in predictive mode. In addition, flatness and coding mode are decoded in the first component. The residual size prediction is based on decoded residual sizes of the previous group, which means the decoding of current group cannot start until the previous group is finished. Therefore, minimizing the total latency improves performance. We achieve this by mapping the entropy decoder into one processor per component, with the exception of the first component, where a processor is dedicated for flatness decoding.

### C. Rate Control

Rate control dynamically selects a Qp for entropy decoding and prediction of the next group. It consists of five tasks: buffer level tracking, linear transformation, long-term parameter selection, short-term Qp adjustment, and flatness Qp overrides. We further partition this module into nine small tasks, each of which is mapped to one processor. Note that the entropy decoder uses Qp from the rate control to calculate input data for rate control of the next group. This loop is optimized by mapping short-term Qp adjustment and flatness Qp overrides to two and one processors, respectively.

### D. Prediction, Inverse Quantization, and Reconstruction

Every group is predicted with one of the three predictors: modified median-adaptive prediction (MMAP), block
Fig. 3. Processor array mapping of the slice decoder by a mapping tool. For clarity, unused inter-processor communication links are omitted. Processors corresponding to pixel components contain “c0”, “c1”, “c2”, or “c3” in their names; “c01” and “c23” denote processors performing merging operations. Tasks mapped to multiple processors are named with a suffix of “s1”, “s2”, or “s3” to denote the stage of computation.

prediction (BP), and midpoint prediction (MPP), all of which require reconstructed pixels of the previous group. Three processors are used to process one component—the first processor performs inverse quantization and the operations of MMAP which do not use reconstructed values of the previous group, and the other two processors conduct the remaining prediction operations and reconstruction. The decision between MMAP and BP is made by the BP search process, which calculates nine 9-pixel sum of absolute differences (SAD) using previous line reconstructed pixels. To reduce computation complexity, 3-pixel SADs are calculated for every group. Then, the 3-pixel SADs of the two previous groups are reused and added to that of the current group to form 9-pixel SADs. The optimal partition of the 3-pixel SAD calculation task, which achieves the smallest area without becoming the bottleneck in the decoder, is to use three processors to calculate the 3-pixel SAD of one component, resulting in a total of 12 processors.

E. Indexed Color History (ICH)

The main challenge of the ICH module is updating the ICH entries in every group. A straightforward approach is to manage the ICH entries as shift registers and serially shift the entries. However, even with the shifting operations performed in parallel across components, the design is still too slow. To achieve higher throughput, the ICH indices and entries are updated separately, as shown in Fig. 4. First, eight processors are used to update the indices in parallel, each of which maintains the indices of four ICH entries. Then, the ICH entries are updated by writing zero to three new pixels into the appropriate locations, and thereby the shifting operation is avoided. In the proposed slice decoder, using eight processors to update indices gives sufficient throughput. More details on parallelizing the ICH have been published [17].

F. Line Buffer

In this design, a shared memory is used for line buffer storage. As Fig. 4 shows, buffer write and read are partitioned into separate tasks and mapped to different processors, so that write and read can occur in parallel. The read data is distributed to four processors, each of which stores and sends the data of one component to BP search, prediction, and ICH. Constructing the previous line ICH pixels is mapped to three processors. In total, nine processors are used for the line buffer.

IV. PARALLEL SLICE DECODER

Since the DSC standard is designed to work in raster-scan order and slices are independently decoded, pictures configured into multiple columns of slices allow for parallel decoding of slices. We propose a scalable parallel slice decoder design, which utilizes slice-level parallelism and decodes every column of slices with a separate modified slice decoder—the same as the slice decoder except without a rate buffer. Fig. 5 shows the dataflow of the parallel slice decoder. Throughput scales linearly with the number of modified slice decoders, whereas energy efficiency remains almost the same. In the parallel slice decoder, it is essential to make sure all modified slice decoders are synchronized. In every group, the
TABLE I

<table>
<thead>
<tr>
<th>Design</th>
<th>Standard</th>
<th>Platform</th>
<th>Tech. (nm)</th>
<th>Freq (GHz)</th>
<th>Area (mm²)</th>
<th>Throughput (Mpixels/s)</th>
<th>Throughput / Area (Mpixels/mm²)</th>
<th>Energy / Pixel (nJ/pixel)</th>
</tr>
</thead>
<tbody>
<tr>
<td>ASICON’13 [11]</td>
<td>H.264</td>
<td>24-Core Proc.</td>
<td>65</td>
<td>0.80</td>
<td>7.29</td>
<td>76.95</td>
<td>10.56</td>
<td>6.34</td>
</tr>
<tr>
<td>TCSVT’12 [8]</td>
<td>HEVC</td>
<td>i7-3720QM</td>
<td>22</td>
<td>2.60</td>
<td>NA</td>
<td>58.38</td>
<td>NA</td>
<td>503.4¹</td>
</tr>
<tr>
<td>TCSVT’16 [12]</td>
<td>HEVC</td>
<td>i7 E5-1650</td>
<td>32</td>
<td>3.40</td>
<td>NA</td>
<td>329.7</td>
<td>NA</td>
<td>197.2¹</td>
</tr>
<tr>
<td>ICIP’20 [18]</td>
<td>VVC</td>
<td>i9-9960HK</td>
<td>14</td>
<td>2.40</td>
<td>NA</td>
<td>215.8</td>
<td>NA</td>
<td>201.1¹</td>
</tr>
<tr>
<td>VESA C Model [1]</td>
<td>DSC</td>
<td>i7-7700HQ</td>
<td>14</td>
<td>2.81</td>
<td>26.94¹</td>
<td>1.67 1.25 0.83</td>
<td>0.06 0.05 0.03</td>
<td>17.4122 22.30 34.273³</td>
</tr>
<tr>
<td>Slice Decoder</td>
<td>DSC</td>
<td>KiloCore</td>
<td>32</td>
<td>1.75</td>
<td>5.17</td>
<td>49.21 49.68 24.90</td>
<td>9.52 9.62 4.82</td>
<td>23.6 26.4 46.6</td>
</tr>
<tr>
<td>Parallel Slice Decoder</td>
<td>DSC</td>
<td>KiloCore</td>
<td>32</td>
<td>1.75</td>
<td>20.73</td>
<td>196.27198.2799.30</td>
<td>9.47 9.57 4.79</td>
<td>23.9 26.7 47.2</td>
</tr>
</tbody>
</table>

¹ The area, throughput, and energy data are scaled to 32 nm using data from Holt [19]; throughput and energy data of 4:2:0, 4:2:2, and 4:4:4 pixel formats are reported in the left, middle, and right of the columns, respectively.
² The core area is estimated using a publicly available die photo.
³ Energy data are estimated using Intel Power Gadget 3.5.

Fig. 5. Dataflow diagram of the parallel slice decoder.

Fig. 6. Processor array mapping of the parallel slice decoder. Four line buffers, a rate buffer, and a pixel buffer are mapped to six memory modules at the bottom of the array. Input and output ports are at the top-left and top-right corners of the array, respectively. Black, blue, and green lines represent inter-processor communication links, according to the link length.

The slice decoder reads the budgeted amount of data from the input bitstream and writes them into rate buffer memory, where every column of slices is allocated a dedicated portion of memory locations. On the buffer read side, sending a constant amount of bits to each slice decoder can cause synchronization problems, since the number of bits to code each group can vary significantly. Therefore, only the requested number of mux words are read out and sent to the modified slice decoders.

Another challenge is to rasterize the decoded pixels. Since the modified slice decoders are synchronized, and the output pixels of each slice are in raster-scan order within the slice, our solution is to implement a pixel buffer: write the output pixels of all modified slice decoders into a shared memory and read them out in raster-scan order whenever one picture line of pixels has been written. The purpose of the pixel buffer is to store the pixels of the modified slice decoders when they are not sent to decoder output, so that processors do not stall on output writes. To facilitate concurrent buffer writes and reads, separate processors are used for write and read control.

A parallel slice decoder that contains four modified slice decoders is implemented on the KiloCore processor array utilizing 359 processors (each modified slice decoder utilizes 87 processors; the control of rate buffer and pixel buffer are mapped to 4 processors; 7 additional processors are used for routing and merging data) and 6 shared memory modules. Fig. 6 shows the mapping of this design by the mapping tool. Note that the KiloCore has 1,000 processors and the decoder is mapped to the bottom half of the array.

V. RESULTS AND ANALYSIS

The slice decoder and parallel slice decoder comply with DSC v1.2a, and support 8 and 10 bpc in constant bit rate (CBR) mode. They are evaluated on a cycle-accurate C++ simulator of the KiloCore chip [21]. Both designs are configured to run at 8 bpc and 8 bpp in CBR mode, and are simulated at 1.75 GHz with a supply voltage of 1.1 V. Results from decoding three 1080p (1920 × 1080) pictures of different scenes are reported in Fig. 7 and Table I.

Fig. 7 shows the area and energy dissipation breakdown of the slice decoder. The area of processors and shared memory modules used in the decoder is considered in this analysis. The prediction module is the largest and accounts for one third of the total area in the decoder, due to the high computation requirement in BP search and component-level parallelism. The total area of prediction and ICH is over 50% of the entire decoder. 4:2:2 format is used for energy dissipation analysis, since the fourth component is used only in this format. Energy dissipation is correlated with the chip area used; therefore, energy breakdown is similar to the area breakdown.

Table I shows the throughput and energy results of the proposed DSC decoders. Compared to 4:4:4 format, the decoders achieve approximately 2× throughput and 50% energy per pixel in 4:2:0 and 4:2:2 formats, since two pixels are packed together and processed as one. Note that 4:2:2 format dissipates 12% more energy per pixel than 4:2:0 format, since 4:2:2 format has one more component. Dividing throughput by the number of pixels per frame results in frame rate. In 4:2:0, 4:2:2, and 4:4:4 formats of 1080p, the slice decoder achieves 23.7 frames per second (fps), 24.0 fps, and 12.0 fps,
whereas the parallel slice decoder delivers 94.7 fps, 95.6 fps, and 47.9 fps, respectively. Both decoders achieve almost the same energy per pixel and throughput per chip area.

Compared to the DSC C model provided by VESA that runs on one core of an Intel i7-7700HQ processor, our designs achieve up to 159× higher throughput, 841× lower energy per pixel, and 192× higher throughput per chip area—this shows the performance and energy efficiency benefits of our many-core design approach over general purpose processors. The H.264/AVC intra-frame decoder by Zhu et al. [11] uses a hardware accelerator and single instruction multiple data (SIMD) instructions, resulting in increased throughput, reduced area and energy per pixel. Nevertheless, our parallel slice decoder achieves 2.6× higher throughput. Moreover, our designs achieve 3.4× higher throughput and 21× lower energy per pixel than a HEVC decoder [8] on an Intel i7-3720QM processor. Despite lower throughput, our designs achieve up to 8.4× and 8.5× lower energy per pixel than a HEVC decoder [12] on a 6-core Intel i7 E5-1650 processor and a Versatile Video Coding (VVC) decoder [18] on an Intel i9-9980HK processor, respectively.

The proposed DSC decoders support higher resolutions such as 4K and 8K UHD without any design modifications. The size of line buffer, pixel buffer, and rate buffer are related to picture width; therefore, DSC requires larger buffers for higher resolutions. In our designs, all three buffers use 64-KB memory modules, which are sufficient to support 8K. In addition, the parallel slice decoder is fully scalable to achieve higher throughput by increasing the number of parallel modified slice decoders. The throughput and energy efficiency for 4K and 8K are expected to be similar to that for 1080p.

VI. CONCLUSION

This brief presents two software VESA Display Stream Compression (DSC) decoder designs for many-core processor arrays. The slice decoder design exploits fine-grained task-level parallelism of the DSC decoding algorithm. Performance and area are optimized by minimizing the latency of feedback loops caused by data dependencies. Area is further reduced by fitting more work to each processor in non-critical paths, resulting in smaller number of processors. Furthermore, the scalable parallel slice decoder design leverages slice-level parallelism and results show that by using four modified slice decoders, it achieves 47.9–95.6 fps at 1080p, which is sufficient for most real-time applications. The proposed decoders also support 4K and 8K videos and the parallel slice decoder is fully scalable to achieve higher throughput by processing more slices in parallel.

REFERENCES